This work is a further milestone in our research on robust electronics for harsh environments. The RISC-V architecture has been optimized for the special requirements of challenging signal processing tasks in high temperature environments. The final ASIC has been tested in a high-temperature test chamber. It represents an advancement in the state of the art Pareto front for signal processing in harsh environmental conditions.
Congratulations Malte!