

3rd Tensilica Day – Trends in Modern Design of Configurable Processors

Institute of Microelectronic Systems

Welcome		9:00
9:00	Welcome	<i>Blume, Klotz (LUH, Cadence)</i>
Session1 – Tutorials		9:15 – 12:00
9:15	Tensilica 2018. What's New?	<i>Binning (Cadence)</i>
10:00	Coffee break	
10:30	Pedestrian Detection Demo with Tensilica IVP DSP on Protium FPGA-based prototype (Tutorial + Demo)	<i>Wegner (Cadence)</i>
Lunch and Trends		12:00 – 13:00
<i>Fingerfood, Posters and Demonstrators</i>		
Session on Technology, Architectures and Tools		13:00–15:15
13:00	Application/Hardware-Aware Operating System Design	<i>Dietrich (SRA, LUH)</i>
13:20	Tbd. (ASIP Video Processing Architecture Videantis)	<i>Stolberg (Videantis)</i>
13:40	Self-Adaptive Multiprocessor Systems-on-Chip	<i>Göhringer (TUD)</i>
14.00	The KAVUAKA Hearing Aid Processor	<i>Payá-Vayá (IMS, LUH)</i>
14.20	FDX-Technology for Digital-SOC and Analog-RF system integration	<i>Teepe (Globalfoundries)</i>
Coffee Break		14:40 – 15:00
Session on ASIP-Case Studies		15:00–16:20
15:00	Run-Time Reconfigurable Processor Architectures for Embedded Systems	<i>Hübner (RUB)</i>
15:20	Best Practice Design Experience with a Multiprocessor Tensilica Chip Architecture for Automotive Applications	<i>Zeller (DreamChip)</i>
15:40	SmartHeaP – A 22nm FDX Ultra Low Power Design based on Cadence Tensilica Processor Architecture for Hearing Aid Applications	<i>Benndorf (DreamChip)</i>
16:00	Low-Power Implementation of CNN-based Object-Detection on Tensilica Vision Series DSPs	<i>Behmann (IMS, LUH)</i>
Closing		16:20