Enabling Connected Intelligence

22FDX for Cost-Effective Low Energy Designs

Gerd Teepe | Director – Marketing for Europe





GF CMOS Roadmap Redefines Mainstream



22FDX[®] Platform from GLOBALFOUNDRIES

- Architected for:
 - FinFET performance at 28nm die cost
 - Emerging products in IoT, Mobile, and RF
- Enables <u>differentiated</u> customer solutions
 - Software-controlled body-bias
 - Energy efficiency
 - Ultra-low voltage (0.4V)
 - Ultra-low leakage (1pA/µm)
 - RF integration with high f_T/f_{MAX}
 - Integrated power management





Reverse Back Bias Blocks



- RVT/HVT are **swappable post PnR** without area scaling impact
- **Full RBB capability** is possible with standard well scheme
- Gate length sizing for additional Vt/loff control

Forward Body Bias Blocks



□SLVT/LVT are <u>swappable post PnR</u> without area scaling impact

□ Full FBB capability is possible with flip-well scheme

Gate length sizing for additional Vt/loff control

Body Bias Value Proposition – 'Trim' & 'Boost'

 Compensate for process, temperature, and aging variations

Benefits:

- Reduce Area
- Reduce Power
- Enables Ultra Low Voltage Operation

- Boost Performance to FinFET Speeds Benefits:
 - Increase Performance
 - Less Dynamic Power than Voltage Scaling

Global Corner Trimming



Performance Boost



Dynamic Global Corner Trimming Solution for IoT



BBGEN IP

- Supports 1mm² to 5mm² well area
- Input Clock: 25MHz to 100MHz
- Supply: 0.65Vnom 0.8Vnom

Process and Performance Monitors

- P-fet and N-fet RO's for initial bring-up and dynamic tuning
- CMOS Performance Monitor for dynamic tuning based on process and temperature
- **APB interface** for user control of Bias Generator
- JTAG interface for observability and controllability during Testing
- Ultra low voltage standard cell library
- Ultra low voltage memories

22FDX[®] Ultra Low Power Reference Flow Cadence and Synopsys Certified

Design Planning B	ody Bias Domains
Library Char + POCV/LVF variability	Lib char with BB
RTL Synthesis UPF	Connectivity
Cell placement + Tapcell I Placement + CTS pre-route	mplant-aware + CNRX Placement
Routing Optimization	Tapcell connections (BB mesh + HV rules)
Leakage recovery w/ Vt swapp Lgate optimization	bing +
Sign-Off PEX/STA (+DPT extraction)	Additional sign-off corners for BB corners (PVTB)
Physical Verification + EMIR	
In-Design Modules (DRC + PM + MetalFill + EMIF	Bulk Flow

Reference flow adapted to ULP library

- 7.5T, 116CPP physical design setup (units, track plan, PG mesh)
- ULP corner & margin setup for implementation and sign-off
- UPF set up

New Step for 22FDX

- Body bias physical design elements
 - Tap cell placement
 - BB net routing



Arm[®] Cortex[®]-M4 – Back Gate Bias Benefit

72% Power Advantage achieved with Low Voltage and Bias Trimming



Bias-Trimming: Mixed Vt achieved > 300MHz at 0.4V, and a Customer Application is achieving > 500MHz at 0.4V.

22FDX - Demonstrator Description

ADAS Demonstrator for image recognition / classification, image warping and Real-Time Processing

Collaboration Partners: DREAMCHIP, CADENCE, INVECAS, GF, Arm, ArterisIP

Targeted Use-Cases:
In-vehicel Image Processing

Image recognition

- ADAS Development Platform
- Industrial Automation





System-Module (Chip + LPDDR4)

22FDX[®] ⇔ 12FDX[™]

RF SO



360° Surround View Demo Setup Demo-Car with 4 cameras



FDX[™] Ecosystem



- Global Program FDXcelerator[™]
- Special Programs : Germany, Europe

IP, EDA, Design Services, ASICs, Reference Platforms, Packaging and Test Solutions

Design & Development

Customers and FDX™ Ecosystem Manufacturing

GLOBALFOUNDRIES

2018 GLOBALFOUNDRIES

COAD

FDXcelerator[™] Ecosystem Partnering for Growth

Reduce time to market and facilitate FDX[™] SoC product design

- Easy access to plug and play solutions
- Minimizes customer development costs
- Lowers barriers of migration





© 2017 GLOBALFOUNDRIES

Building Global Scale for FDX[™]

Govt, GF, Partners & Customers invest to expand FD-SOI ecosystem

- Commitment to regional growth
 - IP Development
 - Design Services
 - Fabless Companies
 - Training & Curriculum

Local Customer Benefits

- Local manufacturing
- Accelerate SoC TTM
 - Local capability & support
- Growth of engineering talent
- Expand Local semiconductor Innovation and expertise with strong government support



Dresden, Germany Fab 1 Expanding 22FDX[®] FD-SOI

- capacity by 40% by 2020
- Developing derivatives (RF, Auto, eMRAM)



Chengdu, China Fab 11

- New 300mm fab
- 180nm/130nm production starting 2H18

FDX in 2H19

GLOBALFOUNDRIES and Academic Collaboration

Value creation through collaborative University programs

- Access to circuit design
- Access to global shuttles
- Customer and business opportunity focus
- Strong drive for innovation



Summary

- 22FDX[®] Platform is fully enabled with a Comprehensive IP Portfolio
- Back Gate Bias Trimming Solutions Metholology available for benchmark Performance/Watt and Ultra-Low Power
- 22FDX: Proven SOC capability with ADAS Demonstrator
- 22FDX Ecosystem is thriving
 - Partners are delivering broad and unique solutions for 22FDX
 - Providing wide development / solution footprint



Thank you

Enabling Connected Intelligence

The information contained herein [is confidential and] is the property of GLOBALFOUNDRIES and/or its licensors.

This document is for informational purposes only, is current only as of the date of publication and is subject to change by GLOBALFOUNDRIES at any time without notice.

GLOBALFOUNDRIES, the GLOBALFOUNDRIES logo and combinations thereof are trademarks of GLOBALFOUNDRIES Inc. in the United States and/or other jurisdictions. Other product or service names are for identification purposes only and may be trademarks or service marks of their respective owners.

© GLOBALFOUNDRIES Inc. 2017. Unless otherwise indicated, all rights reserved. Do not copy or redistribute except as expressly permitted by GLOBALFOUNDRIES.