Logo Leibniz Universität Hannover
Logo: Institute of Microelectronic Systems
Logo Leibniz Universität Hannover
Logo: Institute of Microelectronic Systems
  • Zielgruppen
  • Suche


in all authortitledescription

2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 2002 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1988 1987 1986 1985 1984 1983 1982 1981 1980 1979 1977 1976 all years


Pirsch, P. (1998): Architectures for Digital Signal Processing, John Wiley & Sons, Inc.

Book Contributions

Pirsch, P.; Gehrke, W. (1998): VLSI Architectures for Image Communications, The Digital Signal Processing Handbook, V. K. Madisetti, D. B. Williams, IEEE Press (59/1-59/21)

Journal Contributions

Berekovic, M.; Pirsch, P.; Kneip, J. (1998): An Algorithm-Hardware-System Approach to VLIW Multimedia Processors, Journal of VLSI Signal Processing Systems, 20(1-2), (163-180)

Blume, H.; Franzen, O.; Schröder, H. (1998): Algorithmen der Videosignalverarbeitung: Optimierung durch Evolutionsstrategien, FKT, 1+2, Hüthig Verlag (43-51)

D. Habicht (1998): Taschenmesser - Handmeßgeräte für Ethernet, iX, (69-75)

Franzen, O.; Blume, H.; Schröder, H. (1998): FIR-filter design with spatial and frequency design constraints using evolution strategies, EURASIP Signal Processing Journal, 68(3), (295-306)

Herrmann, K.; Otterstedt, J.; Jeschke, H.; Kuboschek, M. (1998): A MIMD-Based Video Signal Processing Architecture Suitable for Large Area Integration and a 16.6cm2 Monolithic Implementation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 6(2), (284-291)

Pirsch, P.; Stolberg, -. (1998): VLSI Implementations of Image and Video Multimedia Processing Systems, IEEE Transactions on Circuits and Systems for Video Technology, 8(7), (878-891)

Conference Contributions

Berekovic, M.; Frase, R.; Pirsch, P. (1998): A Flexible Processor Architecture for MPEG-4 Image Compositing, Proceedings of ICASSP'98

Berekovic, M.; Heistermann, D.; Pirsch, P. (1998): A Core Generator for Fully Synthesizable and Highly Parameterizable RISC-Cores for Systems-On-Chip Designs, 1998 IEEE Workshop on Signal Processing Systems (SiPS '98), (561-568)

Berekovic, M.; Kloos, H.; Pirsch, P. (1998): Parallele Implementierung einer JAVA Virtual Machine mit Erweiterungen für Multimedia, ITG Fachbericht 147, ITG Fachtagung Mikroelektronik für die Informationstechnik 1998, (305-310)

Berekovic, M.; Meyer, G.; Guo, Y.; Pirsch, P. (1998): A Multimedia RISC Core for Efficient Bitstream Parsing and VLD, Multimedia Hardware Architectures, Proceedings of SPIE, 3311, (131-141)

Berekovic, M.; Pirsch, P. (1998): Architecture of a Coprocessor Module for Image Compositing, International Conference on Electronics, Circuits and Systems, 2, (203-206)

Berekovic, M.; Pirsch, P. (1998): An Array Processor with Parallel Data Cache for Image Rendering and Compositing, Proceedings of Computer Graphics International CGI98, (411-414)

Blume, H.; Häring, J.; Schröder, H. (1998): Parallel Evolutionary Optimization of Nonlinear Filters for Upconversion, Proceedings of the IEEE ProRISC Workshop on Circuits Systems and Signal Processing, (35-42)

Blume, H.; Schmidt, M.; Schröder, H. (1998): Anwendung von Evolutionsstrategien zur Optimierung von Algorithmen der Videosignalverarbeitung, VDI/VDE Workshop on Computational Intelligence, (221-236)

Do, -.; Kropp, H.; Reuter, C.; Pirsch, P. (1998): Alternative Approaches Implementing High-Performance FIR Filters on Lookup Table-Based FPGAs: A Comparison, Proceedings of the SPIE (3526): Configurable Computing: Technology and Applications, SPIE, Bellingham (248-254)
ISBN: 0819429872

Do, T.; Kropp, H.; Reuter, C.; Pirsch, P. (1998): A Flexible Implementation of High-Performance FIR Filters on Xilinx FPGAs, Lecture Notes in Computer Science: Field Programmable Logic and Applications (8th International Workshop FPL'98), 1482, R. W. Hartenstein, A. Keevallik, (441-445)

Do, T.; Kropp, H.; Reuter, C.; Schwiegershausen, M.; Pirsch, P. (1998): Implementierung von Pipeline-Multiplizierern auf Xilinx FPGAs, ITG Fachbericht 147, ITG Fachtagung Mikroelektronik für die Informationstechnik 1998, (83-88)

Franzen, O.; Jostschulte, K.; Blume, H.; Schröder, H. (1998): Einsatz parallelisierter Evolutionsstrategien für den Filterentwurf in der Bildsignalverarbeitung, 8. Workshop Fuzzy Control des GMA-FA 5.22, (298)

Freimann, A.; Brune, T.; Pirsch, P. (1998): Mapping of Video Decoder Software on a VLIW DSP Multiprocessor, Multimedia Hardware Architectures, Proceedings of SPIE, 3311, (67-78)

Herrmann, K.; Hilgenstock, J.; Pirsch, P. (1998): A Single Chip Video Coding System with Embedded DRAM Frame Memory for Stand-Alone Applications, 11th IEEE Int. ASIC Conference 1998, (319-323)

Hilgenstock, J.; Herrmann, K.; Otterstedt, J.; Niggemeyer, D.; Pirsch, P. (1998): A Video Signal Processor for MIMD Multiprocessing, Design Automation Conference (DAC) 1998, (50-55)

Hinrichs, W.; Wittenburg, P.; Ohmacht, M.; Kneip, J.; Pirsch, P. (1998): HiPAR-DSP: Ein paralleler VLIW RISC-Prozessor für die Echtzeitbildverarbeitung, ITG Fachbericht 147, ITG Fachtagung Mikroelektronik für die Informationstechnik 1998, (257-262)

J. Abke, E. Böhl, C. Henno (1998): Emulation Based Real Time Testing of Automative Applications, 4th IEEE IOLTW: International On-Line Testing Workshop, (28-31)

Jeschke, H. (1998): Fuzzy Multiobjective Decision Making On Modeled VLSI Architecture Concepts, Proceedings of the International Symposium on Circuits And Systems (ISCAS)

K. Harbich, H. Hoffmann, E. Barke (1998): A New Hierachical Graph Model for Multiple FPGA Partitioning, WDTA 98: IEEE Workshop on Design, Test and Application, (101-104)

Kropp, H.; Reuter, C.; Do, T.; Pirsch, P. (1998): A Generator for Pipelined Multipliers on FPGAs, 9th International Conference on Signal Processing Applications and Technology, 1, (669-673)

Kropp, H.; Reuter, C.; Pirsch, P. (1998): The Video and Image Processing Emulation System VIPES, Ninth IEEE International Workshop on Rapid System Prototyping, (170-175)

Kropp, H.; Reuter, C.; Wiege, M.; Pirsch, P. (1998): Emulation von Bildverarbeitungsverfahren am Beispiel der Diskreten Cosinus Transformation, ITG Fachtagung Mikroelektronik für die Informationsverarbeitung, ITG Fachbericht 147 (71-76)

L. Hedrich, E. Barke (1998): A Formal Approach to Verification of Linear Analog Circuits with Parameter Tolerances, DATE 98: Design, Automation and Test in Europe

M. Klemme, E. Barke (1998): Accurate Junction Capacitance Modelling for Substrate Crosstalk Calculation, PATMOS 1998: 8th International Workshop, (297-306)

Musmann, G.; Mech, R.; Hilgenstock, J. (1998): Sensor Data Reduction and Implementation for IR Image Transmission, SPIE's International Symposium on Optical Science, Engineering, and Instrumentation 1998 - Infrared Technology and Applications XXIV, 3436/1, (448-457)

Ohmacht, M.; Stolberg, -.; Pirsch, P. (1998): Adaptive Resource Utilization in Cellular Multiprocessor Arrays, Proceedings 6th IEEE International Workshop on Intelligent Signal Processing and Communication Systems, (571-575)

Ohmacht, M.; Wittenburg, P.; Pirsch, P. (1998): Influences of Object Based Segmentation onto Multimedia Hardware Architectures, International Symposium on Circuits and Systems, 4, (45-48)

Pirsch, P.; Stolberg, J. (1998): VLSI Architectures for Multimedia, International Conference on Electronics, Circuits and Systems, 1, (3-11)

R. Popp, W. Hartong, L. Hedrich, E. Barke (1998): Error Estimation on Symbolic Behavioral Models of Nonlinear Analog Circuits, SMACD 1998: 5th International Conference on Symbolic Methods and Applications to Circuits Design

R. Sedaghat (1998): Eine Methode zur Fehleremulation, ITG

R. Sedaghat (1998): Fault Emulation with Optimized Assignment of Circuit Nodes to FI, ISCAS 98: IEEE International Symposium on Circuit and Systems

R. Sedaghat, E. Barke (1998): Real Time Fault Injection Using Logic Emulator, ASP-DAC 98: Asia and South Pasific Design Automation Conference 1998

Stohmann, J.; Harbich, K.; Olbrich, M.; Barke, E. (1998): An Optimized Design Flow for Fast FPGA-Based Rapid Prototyping, FPL 98: 8th Int. Workshop on Field Programmable Logic and Applications, (79-88)

Stolberg, -.; Ohmacht, M.; Pirsch, P. (1998): Dynamic Task Migration in Cellular Multiprocessor Arrays, Proceedings 2nd IASTED International Conference on Parallel and Distributed Computing and Networks (PDCN'98), (206-209)

T. Adler, J. Scheible (1998): An Interactive Router for Analog IC Design, DATE 98: Design, Automation and Test in Europe

Weide, K.; Keck, C.; Yu, X.  (1998): Influence of the material properties on the thermal behavior of a package, Proc. SPIE 3510, Microelectronic Manufacturing Yield, Reliability, and Failure Analysis IV, pp. 112-121
DOI: 10.1117/12.324388

Wittenburg, P.; Hinrichs, W.; Kneip, J.; Ohmacht, M.; Berekovic, M.; Lieske, H.; Kloos, H.; Pirsch, P. (1998): Realization of a Programmable Parallel DSP for High Performance Image Processing Applications, Design Automation Conference (DAC) 1998, (56-61)

Yu, X.; Weide, K. (1998): Investigations of mechanical stress migration in an aluminum test structure, Adv. Met. Conf. (AMC 1998), Proc. Conf. Sandhu, G.S.; Koerner, H.; et.al., Warrendale, PA, USA, USA: Mater. Res. Soc, pp. 469-473

Yu, X; Weide, K. (1998): Finite Element Analysis of Thermal-Mechanical Stress induced Failure in Interconnects, MRS Boston December 1998, MRS Proc.1999, pp 269-274.