Logo Leibniz Universität Hannover
Logo: Institute of Microelectronic Systems
Logo Leibniz Universität Hannover
Logo: Institute of Microelectronic Systems
  • Zielgruppen
  • Suche
 

Publications

search
in all authortitledescription
category
year
 

2019 2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 2002 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1988 1987 1986 1985 1984 1983 1982 1981 1980 1979 1977 1976 all years

Book Contributions

Pirsch, P.; Freimann, A.; Klar, C.; Wittenburg, P. (2002): Processor Architectures for Multimedia Applications, Embedded Processor Design Challenges: Systems, Architectures, Modeling, and Simulation - SAMOS, Ed F. Deprettere, Jürgen Teich, and Stamatis Vassiliadis, Springer Verlag, Heidelberg (188-206)
ISBN: 3540433228

Journal Contributions

Berekovic, M.; Pirsch, P.; Selinger, T.; Miro, C.; Lafage, A.; Wels, -.; Heer, C.; Ghigo, G. (2002): Architecture of an Image Rendering Co-Processor for MPEG-4 Visual Compositing, Kluwer Journal of VLSI Signal Processing Systems, 31(2), Kluwer Academic Publishers (157-171)
ISBN: 09225773

Berekovic, M.; Stolberg, -.; Pirsch, P. (2002): Multi-Core System-On-Chip Architecture for MPEG-4 Streaming Video, Transactions on Circuits and Systems for Video Technology (CSVT), 12(8), IEEE Periodicals / Transactions/Journals Department (688-699)
ISBN: 10518215

Blume, H.; Bluethgen, -.; Henning, C.; Osterloh, P.; Noll, G. (2002): Embedding of Dedicated High-Performance ASICs into Reconfigurable Systems Providing Multimedia Functionality, Journal of VLSI Signal Processing, 31, (117-126)

Blume, H.; Herczeg, G.; Erdler, O.; Noll, G. (2002): Object based refinement of motion vector fields applying probabilistic homogenization rules, IEEE Transactions on Consumer Electronics, 48(3), (694-701)

Rudack, M.; Redeker, M.; Hilgenstock, J.; Moch, S.; Castagne, J. (2002): A Large-Area Integrated Multiprocessor System for Video Applications, IEEE Design & Test of Computers, January-February 2002, 19(1), IEEE Computer Society, Los Alamitos (6-17)
ISBN: 07407475

Conference Contributions

Abke, J.; Barke, E. (2002): A Direct Mapping System for Datapath Module and FSM Implementation into LUT-Based FPGAs, D.A.TE 2002: 5th Design Automation and Test in Europe, IEEE Computer Society (1085)
ISBN: 0769514715

Berekovic, M.; Stolberg, -.; Flügel, S.; Moch, S.; Kulaczewski, B.; Friebe, L.; Hilgenstock, J.; Mao, X.; Klussmann, H.; Pirsch, P. (2002): Implementing The MPEG-4 AS Profile on a Multi-Core System on Chip Architecture, Proceedings of 3rd Workshop and Exhibition on MPEG-4 (WEMP4), IEEE, MPEG-4 Industry Forum (M4IF)

Blume, H. (2002): Model Based Exploration of the Design Space for Heterogeneous Systems-on-Cip, Elektronica Colloquium

Blume, H.; Feldkämper, H.; Huebert, H.; Noll, G. (2002): Design Space Exploration for Heterogeneous Systems-on-Chip using cost models, Proc. of the TI developers conference

Blume, H.; Herczeg, G.; Noll,, G. (2002): Object based refinement of motion vector fields applying probabilistic homogenization rules, Digest of the IEEE Int. Conference on Consumer Electronics, (340-341)

Blume, H.; Huebert, H.; Feldkämper, H.; Noll, G. (2002): Model based exploration of the design space for heterogeneous Systems on Chip, Proceedings of the IEEE ASAP Conference, (29-40)

Blume, H.; Huebert, H.; Feldkämper, H.; Noll,, G. (2002): Model based exploration of the design space for heterogeneous Systems on Chip, Proceedings of the IEEE Workshop "Heterogeneous reconfigurable Systems on Chip"

Blume, H.; Peters, G.; Noll, G. (2002): Design Space Exploration of Systems for video signal processing by the example of application oriented picture segmentation, Proceedings of the IEEE ISCE, (E51-E58)

Dalleau, D.; Weide-Zaage, K. (2002): 3-D Time-depending Simulation of Voids formation in a SWEAT Metallization Structure, IEEE International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems, 2002, pp 310-315

Feldkämper, H.; Blume, H.; Noll, G. (2002): Analyse von rekonfigurierbaren und heterogenen Architekturen für den Bereich der Kommunikationstechnik, Proceedings of the URSI Kleinheubacher Tagung 2002, (165-169)

Feldkämper, H.; Gemmeke, T.; Blume, H.; Noll,, G. (2002): Analysis of reconfigurable and heterogeneous architectures in the communication domain, Proceedings of the IEEE ICCSC 2002, (190-193)

Freimann, A. (2002): Simulationsfreie Verlustleistungsbestimmung für Architekturen der digitalen Signalverarbeitung, 3. Kolloquium des Schwerpunktprogramms der DFG "VIVA (Grundlagen und Verfahren verlustarmer Informationsverarbeitung)", TU Chemnitz (68-75)
ISBN: 3000089950

Freimann, A. (2002): Probabilistic Power Estimation for Digital Signal Processing Architectures, Lecture Notes in Computer Science (LNCS2451): Integrated Circuit Design - Proceedings PATMOS 2002, Springer-Verlag, Berlin Heidelberg (459-467)
ISBN: 03029743

Hartong, W.; Hedrich, L.; Barke, E. (2002): An Approach to Model Checking for Nonlinear Analog Systems, Date 2-1, IEEE Computer Society, Los Alamitos (1080-1080)
ISBN: 0769514715

Hartong, W.; Hedrich, L.; Barke, E. (2002): Model Checking Algorithms for Analog Verification, DAC 2002

Hartong, W.; Hedrich, L.; Barke, E. (2002): On Discret Modeling and Model Checking for Nonlinear Analog Systems, CAV 2002: Conference on Computer-Aided Verification, Springer Verlag, Berlin

Jachalsky, J.; Kulaczewski, B.; Pirsch, P. (2002): Project Management and Verification - The Key Problems of Student Chip Design Courses, Proceedings of the 32nd ASEE/IEEE Frontiers in Education Conference (FIE 2002), IEEE Press, Piscataway, NJ (CD-ROM)
ISBN: 0780374452

Jachalsky, J.; Pirsch, P. (2002): ChipDesign - A Novel Approach to Project-Oriented Courses, Proceedings of the 4th European Workshop on Microelectronics Education (EWME 2002), Marcombo de Boixareu Editores, Barcelona (241-243)
ISBN: 8426713254

Jachalsky, J.; Wahle, M.; Pirsch, P.; Gehrke, W. (2002): A Flexible, Fully Configurable Architecture for MPEG-2 Video Encoding, Proceedings of the 9th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2002), IEEE Press, Piscataway, NJ (1063-1066)
ISBN: 0780375963

Kloos, H.; Friebe, L.; Simon-Klar, C.; Wittenburg, P.; Hinrichs, W.; Lieske, H.; Pirsch, P. (2002): HiPAR-DSP 16 for the Development of a Scalable Real- Time SAR Processor, EUSAR 2002, VDE, Berlin (425-428)
ISBN: 3-8007-2697-1

Kloos, H.; Wittenburg, P.; Hinrichs, W.; Lieske, H.; Friebe, L.; Klar, C.; Pirsch, P. (2002): HIPAR-DSP 16, A SCALABLE HIGHLY PARALLEL DSP CORE FOR SYSTEM ON A CHIP VIDEO- AND IMAGE PROCESSING APPLICATIONS, Acoustics, Speech, and Signal Processing, 2002 IEEE International Conference on, Volume 3, IEEE, Piscataway (CD-ROM)
ISBN: 0780374029

Langerwerf, M.; Reuter, C.; Kropp, H.; Pirsch, P. (2002): Benefits of Macro-based Multi-FPGA Partitioning for Video Processing Applications, 13th IEEE International Workshop on Rapid System Prototyping, IEEE Computer Society, Los Alamitos CA (60-65)
DOI: 10.1109/IWRSP.2002.1029739
ISBN: 076951703X

Lemke, A.; Hedrich, L.; Barke, E. (2002): Analog Circuit Sizing Based on Formal Methods Using Affine Arithmetic, ICCAD 2-1, IEEE Computer Society (486-489)
ISBN: ISBN 0780376072

Malonnek, C.; Olbrich, M.; Barke, E. (2002): A New Placement Algorithm for an Interconnect Centric Design Flow, ASIC/SOC 2-1, IEEE Press (416-420)
ISBN: 0780374940

Näthke, L.; Hedrich, L.; Barke, E. (2002): Betrachtungen zur Simulationsgeschwindigkeit von Verhaltensmodellen nichtlinearer integrierter Analogschaltungen, Analog 2-1, (107-112)

Payá-Vayá, G.; Martinez-Peiro, M.; Ballester, J.; Gadea, R.; Herrero, V. (2002): Fast Ethernet Media Access Controller Core, Designers' Forum Proceedings of Design, Automation and Test in Europe (DATE'02), (183-186)

Payá-Vayá, G.; Mocholi, A.; Sanchez, C.; Ibanez, F. (2002): Sensorial Module of a Module Robot based on Ultrasonic Sensors, International Conference on Communication, Electronics and Control (TELEC'02), (95)
ISBN: 84-8138-506-2

Popp, R.; Oehmen, J.; Hedrich, L.; Barke, E. (2002): "Parameter Controlled Automatic Symbolic Analysis of Nonlinear Analog Circuits", DATE2002: 5th Design Automation and Test in Europe, IEEE Computer Soc., Los Alamitos, CA (274-278)
ISBN: 0769514715

Salewski, S.; Barke, E. (2002): An Upper Bound for 3D Slicing Floorplans, Proceedings of 7th ASPDAC and 15th Int'l Conf. on VLSI Design (2002), IEEE Computer Society Press, Los Alamitos (567-572)
ISBN: 0769514413

Simon-Klar, C.; Friebe, L.; Kloos, H.; Lieske, H.; Hinrichs, W.; Pirsch, P. (2002): A Multi DSP Board for Real Time SAR Processing using the HiPAR-DSP 16, Proceedings of the International Geoscience and Remote Sensing Symposium 2002, IEEE International (2750-2752)
ISBN: 0780375360

Stolberg, -.; Berekovic, M.; Pirsch, P. (2002): A Platform-Independent Methodology for Performance Estimation of Streaming Media Applications, Proceedings 2002 IEEE International Conference on Multimedia and EXPO (ICME2002), IEEE Press, Piscataway, NJ (CD-ROM)
ISBN: 0780373057

Sydow, v.; Blume, H.; Noll, G. (2002): Performance-Analyse von General-Purpose und DSP-Kernels für heterogene Systems-on-Chip, Proceedings of the URSI Kleinheubacher Tagung 2002, (171-175)

PhD Theses

Abke, J. (2002): Strukturgesteuerte Abbildung von Register-Transfer-Komponenten für Daten- und Steuerpfade auf LUT-basierte FPGAs, VDI Verlag GmbH, Düsseldorf

Freimann, A. (2002): Probabilistisches Verfahren zur Bestimmung der Verlustleistung für Architekturen der digitalen Signalverarbeitung, Fortschritt-Berichte VDI, 20(355), VDI-Verlag GmbH, Düsseldorf
ISBN: 3183355205

Hartong, W. (2002): Ansätze zum Model-Checking nichtlinearer analoger Systeme, VDI Verlag GmbH, Düsseldorf

Ohmacht, M. (2002): Kopplung von Scheduling- und Allokationsphase für ILP-Prozessoren mit heterogenem Registersatz, Fortschritt-Berichte VDI, 10(706), VDI Verlag GmbH, Düsseldorf
ISBN: 3183706105