Analysis and Adaptation of a Massive Parallel Vector Processor Architecture for an Optimal Utilisation of the Hardware Structure of an Intel Arria 10 FPGA