Optimization and Evaluation of Application-Specific Microcontroller Architectures for Low-Power AES Encryption