Hardware-based synchronization framework for heterogeneous RISC/Coprocessor architectures

authored by: Holger Flatt, Ingo Schmädecke, Michael Kärgel, Holger Blume, Peter Pirsch
Abstract: This paper presents a synchronization framework for parallel computing heterogeneous processing elements, which are controlled by a RISC processor. The communication delay between RISC and processing elements is a key issue if the RISC is not closely attached to the processing elements. Recent synchronization approaches neglect communication delays or require low communication delays. This results in a low synchronization rate between RISC and PEs. In order to overcome this delay, a special hardware-based synchronization approach is proposed that reduces the communication overhead and increases the number of executable tasks per time unit. Further, it supports parallel execution of independent hardware tasks. The approach was evaluated for a modular coprocessor architecture containing several processing elements for image processing tasks. The coarse-grained parallel execution of independent tasks significantly improves the speed of an exemplary application for aerial image based vehicle detection on straight highways.
Organisation(s): Institute of Microelectronic Systems
Type: Conference contribution
Pages: 125-132
No. of pages: 8
Publication date: 16.10.2009
Publication status: Published
Peer reviewed: Yes
ASJC Scopus subject areas: Computational Theory and Mathematics, Computer Science Applications, Hardware and Architecture
Electronic version(s): https://doi.org/10.1109/ICSAMOS.2009.5289223 (Access: Closed)