Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip

authored by

T. Von Sydow, H. Blume, T. G. Noll

Abstract

Various reasons like technology progress, flexibility demands, shortened product cycle time and shortened time to market have brought up the possibility and necessity to integrate different architecture blocks on one heterogeneous System-on-Chip (SoC). Architecture blocks like programmable processor cores (DSP-and GPP-kernels), embedded FPGAs as well as dedicated macros will be integral parts of such a SoC. Especially programmable architecture blocks and associated optimization techniques are discussed in this contribution. Design space exploration and thus the choice which architecture blocks should be integrated in a SoC is a challenging task. Crucial to this exploration is the evaluation of the application domain characteristics and the costs caused by individual architecture blocks integrated on a SoC. An ATE-cost function has been applied to examine the performance of the aforementioned programmable architecture blocks. Therefore, representative discrete devices have been analyzed. Furthermore, several architecture dependent optimization steps and their effects on the cost ratios are presented.

External Organisation(s)

RWTH Aachen University

Type

Article

Journal

Advances in Radio Science

Volume

1

Pages

171-175

No. of pages

5

ISSN

1684-9965

Publication date

05.05.2003

Publication status

Published

Peer reviewed

Yes

ASJC Scopus subject areas

Electrical and Electronic Engineering

Electronic version(s)

https://doi.org/10.5194/ars-1-171-2003 (Access: Open)