Logo Leibniz Universität Hannover
Logo: Institut für Mikroelektronische Systeme
Logo Leibniz Universität Hannover
Logo: Institut für Mikroelektronische Systeme
  • Zielgruppen
  • Suche
 

Publikationen

Suche nach
in in allen Feldern AutorTitelBeschreibung
Kategorie
Jahr
 

2018 2017 2016 2015 2014 2013 2012 2011 2010 2009 2008 2007 2006 2005 2004 2003 2002 2001 2000 1999 1998 1997 1996 1995 1994 1993 1992 1991 1990 1989 1988 1987 1986 1985 1984 1983 1982 1981 1980 1979 1977 1976 alle Jahre

Konferenzbeiträge

Dürre, J.; Paradzik, D.; Blume. H. (2018): A HOG-based real-time and multi-scale Pedestrian Detector Demonstration System on FPGA, 26th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2018), Monterey, CA, USA

Nolting, S.; Gesper, S.; Schmider, A.; Weißbrich, M.; Stuckenberg, T.;Blume, H.; Paya-Vaya, G. (2018): Processor Architecture Tradeoffs for On-Site Electronics in Harsh Environments, CDNLive 2018, Munich (Accepted)

Rother, N.; Stuckenberg T.; Nolting S.; Uhlemann C.; Blume H. (2018): A Case Study on Multi-Softcore Aided Hardware Architectures for Powerline MAC-Layer, ICT.OPEN 2018 (Accepted)

S. Divanbeigi, F. Winkler. M. Bergen and M. Olbrich (2018): Modeling And Accelerated Mixed-Signal Simulation Of A Control System, 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems

Spindeldreier, C. and Bartosch, W. and Wendrich, T. and Rasel, E. M. and Ertmer, W. and Blume, H. (2018): FPGA based Laser Frequency Stabilization using FM-Spectroscopy, SPIE LASE 2018, Laser Resonators, Microresonators, and Beam Control XX, San Francisco, CA, United States
DOI: 10.1117/12.2288370

Sonstiges

Gerlach, L.; Payá-Vayá, G.; Blume, H. (2018): Analyzing the Trade-Off between Power Consumption and Beamforming Algorithm Performance using a Hearing Aid ASIP, Tensilica Day—Trends in Modern Design of Configurable Processors 2018, Hannover, Germany

Payá-Vayá, G.; Gerlach, L.; Blume, H. (2018): The KAVUAKA Hearing Aid Processor, Tensilica Day—Trends in Modern Design of Configurable Processors 2018, Hannover, Germany