Prof. Dr.-Ing. Holger Blume
Prof. Dr.-Ing. Holger Blume
Phone
Address
Appelstr. 4
30167 Hannover
30167 Hannover
Prof. Dr.-Ing. Holger Blume
Address
Appelstr. 4
30167 Hannover
30167 Hannover
Career
Holger Blume, born in 1967, studied electrical engineering at the University of Dortmund from 1987 to 1992. During his studies he was a scholarship holder of the German National Academic Foundation. From 1993 to 1996 he was a research assistant in the Circuits for Information Processing group at the University of Dortmund (Prof. Dr. H. Schröder). From 1996-1998 he was employed as a research associate at the Informatik Centrum Dortmund (ICD). In 1997, he received his PhD with honors from the University of Dortmund on the topic of "Nonlinear Fault-Tolerant Interpolation of Intermediate Images".
From 1998 to 2008, he worked first as a senior engineer and later as an academic senior councillor at the Department of General Electrical Engineering and Data Processing Systems at RWTH Aachen University (Prof. Dr. T. G. Noll). In February 2008 he habilitated there with a thesis on "Exploration of the Design Space for Heterogeneous Architectures for Digital Video Signal Processing".
In July 2008, he followed a call to Leibniz Universität Hannover where he has been working since then as professor for "Architectures and Systems" and as managing director of the Institute for Microelectronic Systems (IMS).
-
Publications
Showing results 21 - 40 out of 383
Improving Clock Frequencies in ASIC Designs through Semi-Automatic Register Placement and Advanced Retiming. / Hawich, Malte; Klein, Simon Christian; Stuckenberg, Tobias et al.More...
2024 Panhellenic Conference on Electronics & Telecommunications (PACET). 2024. p. 1-6 (Panhellenic Conference on Electronics & Telecommunications (PACET)).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Hardware-Friendly Variational Bayesian Method for DoA Estimation in Automotive MIMO Radar. / Jauch, Alisa; Meinl, Frank; Blume, Holger.More...
2024 9th International Conference on Frontiers of Signal Processing, ICFSP 2024. Institute of Electrical and Electronics Engineers Inc., 2024. p. 174-178.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Single Snapshot Array Interpolation for Angular Estimation in Automotive Radar Applications. / Jauch, Alisa; Meinl, Frank; Blume, Holger.More...
2024 15th German Microwave Conference, GeMiC 2024. Institute of Electrical and Electronics Engineers Inc., 2024. p. 257-260.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Enhancing a Hearing Aid Processor with ISA Extensions Supporting Flexible Fixed-Point Formats. / Karrenbauer, Jens; Schönewald, Sven; Klein, Simon et al.More...
Proceedings - 2024 IEEE 35th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2024. 2024. p. 176-183 (EEE International Conference on Application-Specific Systems, Architectures, and Processors).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Multi-Level Prototyping of a Vertical Vector AI Processing System. / Kautz, Frederik; Gesper, Sven; Thieu, Gia Bao et al.More...
Proceedings - 2024 IEEE 35th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2024. Institute of Electrical and Electronics Engineers Inc., 2024. p. 1-2 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
ZuSE-KI-Mobil AI Chip Design Platform: An Overview. / Mojumder, Shaown; Friedrich, Simon; Matus, Emil et al.More...
2024 IEEE Nordic Circuits and Systems Conference, NORCAS 2024 - Proceedings. ed. / Jari Nurmi; Joachim Rodrigues; Luca Pezzarossa; Viktor Aberg; Baktash Behmanesh. Institute of Electrical and Electronics Engineers Inc., 2024.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
A Reconfiguration Strategy for Distributed Electronic Systems on ISS. / Oberschulte, Tim; Marten, Jakob Frederik; Wendrich, Thijs Jan et al.More...
2024. Poster session presented at 28th ELGRA Biennial Symposium & General Assembly, Liverpool, United Kingdom (UK).Research output: Contribution to conference › Poster › Research › peer review
Ethernet-based lighting-architecture: Image stabilization for high-resolution light functions. / Pfleiderer, Richard; Schleusner, Jens Karsten; Blume, Holger Christoph et al.More...
2024. 1-29 Automotive Ethernet Congress, München, Bavaria, Germany.Research output: Contribution to conference › Slides to presentation › Research › peer review
Non-linear Filtering Techniques for Improving Accurate Vehicle Angle Determination. / Pfleiderer, Richard; Ramsdorf, Jannes; Boländer, Yannis et al.More...
2024 Kleinheubach Conference. 2024.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Design Space Exploration of Semantic Segmentation CNN SalsaNext for Constrained Architectures. / Renke, Oliver; Riggers, Christoph; Karrenbauer, Jens et al.More...
Proceedings - 2024 IEEE 35th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2024. 2024. p. 28-29 (IEEE International Conference on Application-Specific Systems, Architectures, and Processors).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Moderne Automobilelektronik : KI-Hardware für die Sensorsignalverarbeitung. / Riggers, Christoph; Lüders, Matthias; Weddige, Sousa et al.More...
In: Uni-Magazin, Hannover, Vol. 2024, No. 01|02, 2024.Research output: Contribution to journal › Article › Transfer
PTP-Synchronized Tri-Level Sync Generation for Networked Multi-Sensor Systems. / Riggers, Christoph; Schleusner, Jens; Renke, Oliver et al.More...
2024 IEEE 30th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA). 2024. p. 91-96.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
An Optimized FPGA Implementation of SAR Backprojection Autofocus. / Rother, Niklas; Fahnemann, Christian; Blume, Holger.More...
EUSAR 2024 - 15th European Conference on Synthetic Aperture Radar. Institute of Electrical and Electronics Engineers Inc., 2024. p. 44-49 (Proceedings of the European Conference on Synthetic Aperture Radar, EUSAR).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Learning of Multimodal Point Descriptors in Radar and LIDAR Point Clouds. / Rotter, Jan M.; Cohrs, Simon; Blume, Holger et al.More...
2024 IEEE International Conference on Multisensor Fusion and Integration for Intelligent Systems (MFI). 2024. (IEEE International Conference on Multisensor Fusion and Integration for Intelligent Systems).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Sub-Microsecond Time Synchronization for Network-Connected Microcontrollers. / Schleusner, Jens; Fahnemann, Christian; Pfleiderer, Richard et al.More...
2024 IEEE International Conference on Consumer Electronics (ICCE). 2024. (Digest of Technical Papers - IEEE International Conference on Consumer Electronics).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Optimizing RISC-V Processor Performance with Adaptive Execution Unit Lengths in Harsh Environment Conditio. / Szücs, Jan; Hawich, Malte; Blume, Holger Christoph.More...
2024 Panhellenic Conference on Electronics & Telecommunications (PACET). 2024. p. 1-5.Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
An Affordable Autonomous 2U-Greenhouse for Plant Research in low-gravity Environments. / Woiwode, Dominik; Marten, Jakob Frederik; Behrens, Dörthe et al.More...
2024. Poster session presented at 28th ELGRA Biennial Symposium & General Assembly, Liverpool, United Kingdom (UK).Research output: Contribution to conference › Poster › Research › peer review
Exploiting Subword Permutations to Maximize CNN Compute Performance and Efficiency. / Beyer, Michael; Gesper, Sven; Guntoro, Andre et al.More...
Proceedings - 2023 IEEE 34th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2023. Institute of Electrical and Electronics Engineers Inc., 2023. p. 61-68 (Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors; Vol. 2023-July).Research output: Chapter in book/report/conference proceeding › Conference contribution › Research › peer review
Online Quantization Adaptation for Fault-Tolerant Neural Network Inference. / Beyer, Michael; Borrmann, Jan Micha; Guntoro, Andre et al.More...
Computer Safety, Reliability, and Security: 42nd International Conference, SAFECOMP 2023, Toulouse, France, September 20–22, 2023, Proceedings. ed. / Jérémie Guiochet; Stefano Tonetta; Friedemann Bitsch. Springer International Publishing AG, 2023. p. 243–256 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 14181 LNCS).Research output: Chapter in book/report/conference proceeding › Contribution to book/anthology › Research › peer review
A Dual-Species Atom Interferometer Payload for Operation on Sounding Rockets. / Elsen, Michael; Piest, Baptist; Adam, Fabian et al.More...
In: Microgravity Science and Technology, Vol. 35, No. 5, 48, 07.09.2023.Research output: Contribution to journal › Article › Research › peer review
Showing results 21 - 40 out of 383
-
Research Projects
Processor Architectures
-
High Temperature Measurement While DrillingThe goal of the research is an MWD processor system for drilling tools used for geothermal drilling in ambient temperatures up to 300 °C. The processing of the project includes research aspects in the fields of hardware design, fault tolerance of digital systems and ASIC design.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Duration: 2012-2014
![]()
![]()
-
GEBO - High Temperature ElectronicIn this project, the design of mixed-signal circuits for signal processing is studied under high temperature conditions. For this, research on analog circuits and digital signal processing architectures will be conducted in order to adapt common design approaches to the requirements of high temperature technology.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Duration: 2009-20111
![]()
![]()
-
OPAROIn the development of integrated, programmable circuits, the optimization of power dissipation and temperature distribution is becoming increasingly important. So far, however, these can only be determined by very time-consuming simulations. Therefore, precise models for the determination of power dissipation shall be developed and mapped together with the functional emulation on FPGAs. By accelerating the determination of power dissipation and temperature distribution, specific optimizations of the architecture and the application code can then be made taking real input data into account.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014
![]()
![]()
-
Hearing4AllThe joint venture "Hearing4all" that the IMS-AS participates in with multiple sub-projects, has been chosen as one of the federal cluster of excellence projects Friday June 15th 2012. In the scope of this project the IMS-AS aims to develop high-performance and low-power processor architectures for digital hearing systems, such as cochlear implants or hearing aids.Led by: Prof. Dr.-Ing. H. Blume, Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2015Duration: November 2012 - December 2018
![]()
![]()
-
Stochastic ProcessorStochastic computing has recently emerged as a promising approach for designing energy-efficient embedded hardware systems, taking into account the ability of many applications (e.g., computer vision) to tolerate the loss of precision in the computed results. Rather than designing the hardware for worst case scenarios featuring expensive guard-bands, designers can relax the implementation constraints and deliberately expose hardware variability, obtaining significant processing performance improvements and energy benefits.Led by: Jun.-Prof. Dr.-Ing. G. Payá-Vayá, Prof. Dr.-Ing. Holger BlumeTeam:Year: 2015Funding: Deutsche Forschungsgemeinschaft (DFG)Duration: February 2016 - January 2019
![]()
![]()
-
TETRACOMNowadays, continuous development of digital signal processing applications, e.g., video-based advanced driver assistance systems, are pushing the limits of existing embedded systems and are forcing system developers to spend more time on code optimization. These applications often involve complex mathematical functions like trigonometric, logarithmic, exponential, or square root operations. In particular, these functions can only efficiently be computed on standard general purpose embedded processors, using highly optimized, processor specific arithmetic evaluation software libraries. Another alternative is to extend the embedded processor architectures with a specific hardware accelerator.Led by: Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2016Duration: January 2016 - July 2016
![]()
![]()
-
Smart Hearing Aid Processor (Smart HeaP)Im Projekt Smart Hearing Aid Processor (Smart HeaP) wird ein neuartiger Hörgeräteprozessor konzipiert, entwickelt und gebaut, der sich trotz seiner einfachen Programmierbarkeit und der drahtlosen Bluetooth-Schnittstelle durch eine geringe Leistungsaufnahme und hohe Rechenleistung auszeichnet.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2018Funding: BMBFDuration: April 2018 - Juni 2022
![]()
![]()
-
Cluster of Excellence Hearing 4 All 2The Cluster of Excellence is an interdisciplinary collaboration between Carl von Ossietzky University Oldenburg, Hannover Medical School, and Leibniz University Hannover. This unique collaboration allows results from algorithmic and medical research to be directly incorporated into the development of demonstrators and prototypes. The IMS focuses on development and research in the field of real-time signal processing of EEG signals (CereBridge) and the acceleration of neural networks for extremely efficient hearing aid processors.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2019Duration: 2019 - 2025
![]()
![]()
-
Multi-Energy Harvesting (MEH) - A Flexible Platform for Energy Harvesting in Home AutomationIn this project, a platform concept for intelligent home automation components is developed, which can serve as a basis for next-generation sensors and actors. The main characteristic of this platform concept is ultra-low power consumption and ultra-low voltage operation. In combination with harvested energy from multiple sources (multi-energy harvesting), an extended lifetime and reduced battery cell requirements become possible compared to current systems.Led by: Prof. Dr.-Ing. H. Blume, Prof. Dr.-Ing. B. Wicht, apl. Prof. Dr.-Ing. G. Payá VayáTeam:Year: 2019Funding: BMBFDuration: October 2018 - March 2021
![]()
![]()
-
ZuSE-KI-AVF - Application-specific AI processor for intelligent sensor signal processing in autonomous drivingInnovative driver assistance systems require new, powerful hardware platforms that are capable of processing high-resolution and multidimensional data sets in real time. Diverse sensor technology such as cameras, lidar, and radar leads to significantly differing requirements, which can be met with application-specific hardware. With the aim of developing such hardware based on a scalable and flexibly programmable architecture platform, the IMS successfully participated in the BMBF's ZuSE tender on topics related to artificial intelligence. In its role as project manager, the institute is working in a consortium on an open-source vector processor architecture that is particularly suitable for resource-intensive AI algorithms. Neural networks can be calculated efficiently through the vertical processing of data vectors and complex addressing modes. Aspects of functional safety and IP security are also being considered for use as an embedded IP core in commercial SoCs. The development of a compiler and an efficient memory controller are also part of the ZuSE-KI-AVF project. The IMS is working on the system architecture, the design and implementation of algorithms such as the processing of lidar point clouds, and a demonstration of the architecture based on an FPGA description.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2020Funding: BMBFDuration: Oktober 2020 - März 2025
![]()
![]()
-
ZuSE-KI-mobilFuture tasks such as autonomous driving and Industry 4.0 require ever-increasing amounts of data from a growing number of sensors to be analyzed in the shortest possible time using complex algorithms and artificial intelligence (AI). However, the corresponding processors must meet high requirements not only in terms of computing power, but also in terms of energy efficiency, reliability, robustness, and security, which go far beyond current capabilities. The BMBF's ZuSE projects are designed to meet the urgent need of user industries for future-proof, trustworthy processors that are tailored to their specific tasks and deliver high performance.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2020Funding: BMBFDuration: Mai 2020 - Dezember 2025
![]()
![]()
-
EcoMobilityDuring the European project "EcoMobility", the IMS will improve autonomous electric vehicles in regards to sustainability, connectivity and safety together with 46 partners from all over Europe. The IMS will especially focus on intelligent scheduling of tasks on heterogeneous processor systems.Led by: Prof. Dr.-Ing. Holger Blume, M.Sc. Matthias LüdersTeam:Year: 2023Funding: KDT JUDuration: 2023-2025
![[Translate to English:] Offizielles Logo von "EcoMobility"]()
![[Translate to English:] Offizielles Logo von "EcoMobility"]()
-
KI-RISC-V for Harsh EnvironmentsBuilding on the success of the first RISC-V project at IMS, which developed a high-performance processor for extreme temperatures up to 200°C, the follow-up project aims to expand the existing architecture. The new focus is on integrating a specialized AI accelerator designed to efficiently accelerate classic machine learning operations.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2024Duration: 2024-2027
![]()
![]()
Analog/Mixed-Signal-Design
-
GEBO - High Temperature ElectronicIn this project, the design of mixed-signal circuits for signal processing is studied under high temperature conditions. For this, research on analog circuits and digital signal processing architectures will be conducted in order to adapt common design approaches to the requirements of high temperature technology.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Duration: 2009-20111
![]()
![]()
-
Multi-Energy Harvesting (MEH) - A Flexible Platform for Energy Harvesting in Home AutomationIn this project, a platform concept for intelligent home automation components is developed, which can serve as a basis for next-generation sensors and actors. The main characteristic of this platform concept is ultra-low power consumption and ultra-low voltage operation. In combination with harvested energy from multiple sources (multi-energy harvesting), an extended lifetime and reduced battery cell requirements become possible compared to current systems.Led by: Prof. Dr.-Ing. H. Blume, Prof. Dr.-Ing. B. Wicht, apl. Prof. Dr.-Ing. G. Payá VayáTeam:Year: 2019Funding: BMBFDuration: October 2018 - March 2021
![]()
![]()
Design Space Exploration
-
EFdiS – Use of airborne SAR with digital interfaceThe goal of this research project is the processing of FMCW sensor signals. The first step is intended to digitize the analog data on board through a suitable expansion card. In the second step, the digitized data is to be processed on board, and thus converted to an aerial image.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Duration: October 2012 - December 2014
-
OPAROIn the development of integrated, programmable circuits, the optimization of power dissipation and temperature distribution is becoming increasingly important. So far, however, these can only be determined by very time-consuming simulations. Therefore, precise models for the determination of power dissipation shall be developed and mapped together with the functional emulation on FPGAs. By accelerating the determination of power dissipation and temperature distribution, specific optimizations of the architecture and the application code can then be made taking real input data into account.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014
![]()
![]()
-
Digital Video-processing for automation in agricultureWithin this project, algorithms are developed, architectures explored and a final hardware-platform designed and evaluated. The overall system will be tested in a field test.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2019Duration: a 2017-2019
![]()
![]()
-
Compact Realtime SAR-Image processorThe goals of this project are the generation and compression of high resolution Synthetic Aperture Radar (SAR) images under real time conditions. Compared to camera based electro-optical sensors, a SAR system operates almost independent from daylight and weather conditions. State-of-the-art SAR sensor systems achieve spatial resolutions up to 10 cm at 10 km altitude. By using FPGAs for high performance digital signal processing tasks, aerial images can be generated in real time even in case of very large image dimensions.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2020Duration: 2008-2020
![]()
![]()
-
KISSKI - AI service center for sensitive and critical infrastructuresThe central approach in KISSKI is research into AI methods and their provision with the aim of enabling a highly available AI service center for critical and sensitive infrastructures with a focus on the fields of medicine and energy. The Architecture and Systems department is involved in this with a design space exploration for heterogeneous hardware architectures, in particular FPGA platforms.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2022Duration: 2022-2027
![]()
![]()
Driver Assistance Systems
-
OpenFASIn the scope of this project, a library of modules for driver assistence systems, based on a multicore processor architecture will be created. The project is in collaboration with the videantis corporation.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2012Funding: "Zentrales Innovationsprogramm Mittelstand" des Bundesministeriums für Wirtschaft und Technologie (BMWi)Duration: Juni 2012 - Oktober 2013
![]()
![]()
-
DESERVE - Development Platform for Safe and Efficient DriveDESERVE is a project funded by the European Union. The aim of the project is the promotion and evolution of advanced driver assistance systems (ADAS). These systems are devoted to support the driver in the safe control of the vehicle. For this purpose, the DESERVE platform is planned to be developed. This platform will be the base for future development of advanced driver assistance systems in Europe.Led by: Prof. Dr.-Ing. H. Blume, apl. Prof. Dr.-Ing. G. Payá VayáTeam:Year: 2013Funding: Europäische Union, Bundesministerium für Bildung und ForschungDuration: September 2012 - August 2015
![]()
![]()
-
ASEVThe goal of this sub-project of the BMBF project "Automatic Situation Interpretation for Event Triggered Video Surveillance" is to elaborate a concept for a hardware architecture that enables a SIFT (Scale Invariant Feature Transform) feature extraction under application-specific processing conditions as performance and power consumption. SIFT features offer a good basis for robust object identification and tracking for event triggered video surveillance. The field of application is thereby the airport apron, which is highly relevant to security. The concept was implemented on a FPGA-based hardware platform to build a demonstrator which was tested at the end of the project at the airport of Braunschweig.Led by: Prof. Dr.-Ing. H. Blume, Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2014Funding: Bundesministerium für Bildung und Forschung (BMBF)Duration: Mai 2010 - April 2013
![]()
![]()
-
Efficient Hardware Architectures for Fast Image Sequence AnalysisIn practice, general reliability of modern driver assistance systems under arbitrary traffic, weather and illumination conditions often is a problem. Because more robust algorithms are computationally very intensive, this project deals with the examination of heterogenous hardware architectures and the evaluation of new mechanisms for complex applications in the field of camera-based driver assistance.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Funding: Hans L. Merkle StiftungDuration: February 2014 - February 2017
-
mDAS - Implementation of a real-time demonstrator for multicore-based driver assistance systemsThe goal of this Project is the conceptual design of a real-time mutlicore-based demonstrator for video-based driver assistance algorithms. Therefore, different performance metrics will be displayed in order to compare platform-specific performance characteristics.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2014Funding: Siemens AGDuration: February 2014 - August 2014
![]()
![]()
-
ZIM Dream Chip Technologies GmbHIn cooperation with Dream Chip Technologies GmbH, Garben, Germany, the Institute of Microelectronic Systems develops with funding from the Federal Ministry of Economic Affairs and Energy a camera system with integrated algorithms for high quality real time motion estimation in the area of driver assistance systems.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2015Funding: Bundesministerium für Wirtschaft und EnergieDuration: September 2015 - December 2016
![]()
![]()
-
THINGS2DO - THIN but Great Silicon 2 Design ObjectsTHINGS2DO is an ENIAC project, funded by the European Union and the Federal Ministry of Education and Research. The project aims to develop the new Fully Depleted Silicon On Insulator (FD-SOI) technology and the corresponding tool environment for high efficient and highly integrated circuits. The capabilities of the technology are further demonstrated through a demonstrator in the area of Advanced Driver Assistance Systems (ADAS).Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2016Funding: Europäische Union, Bundesministerium für Bildung und ForschungDuration: February 2016 - March 2018
![]()
![]()
-
PARIS - Parallel implementation strategies for highly automated drivingThis project focuses on the system design of driver assistance systems, from scenario to architecture. Novel self-learning and sensor fusion algorithms are being developed, as well as an innovative processor architecture. In addition, development steps for embedded MPSoC applications, such as architecture mapping and simulation methods, are being developed.Led by: Prof. Dr.-Ing. Holger Blume, Dipl.-Ing. Jakob ArndtTeam:Year: 2017Funding: BMBFDuration: 04.2017 - 03.2020
![]()
![]()
-
Headlight range control with inertial sensorsThis project involves the development of a real-time control system for the adaptive control of high-resolution vehicle headlights. To this end, the vehicle's inclination is measured using inertial measurement units (IMUs) and used to dynamically adjust the light cone. The aim is to optimize the illumination of the road depending on the situation, avoid glare, and increase road safety.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2020
![]()
![]()
-
GreenMLThe project "GreenML" aims to exemplify a holistic AI design process by the highly efficient and resource-optimized implementation of essential FAS functions like object detection, object classification, and scene contextualization on particular hardware. Deep Learning (DL) has become a central approach for modern AI applications. Even though energy-efficient DL has become a target in research, currently isolated solutions are often created that do not unleash the full potential for resource-efficient AI. In this project, we will focus on a holistic approach: from hardware to efficient coding and transfer of data and models to dynamic and resource-adaptive software to enable multi-criteria optimization of all facets of an AI-enabled system. As an example, we demonstrate the potential of this approach using the scenario of a modern driver assistance system (FAS). With about 67 million registered vehicles and increased e-mobility, saving required energy by combining efficient algorithms, communication, and hardware is urgently needed. Our "Green Assisted Driving" project addresses different energy consumption, safety, and flexibility metrics. The consortium combines low-power hardware, learning of efficient representations from large data sets, hyperparameter optimization, and network design using AutoML, as well as methods of transfer learning, semi-supervised learning, and network pruning to prototype highly efficient and dynamically controllable models on a FAS. and demonstrate the savings potential of a holistic approach.Led by: Prof. Dr.-Ing. habil H. BlumeTeam:Year: 2023Duration: 2023-2026
![]()
![]()
-
EcoMobilityDuring the European project "EcoMobility", the IMS will improve autonomous electric vehicles in regards to sustainability, connectivity and safety together with 46 partners from all over Europe. The IMS will especially focus on intelligent scheduling of tasks on heterogeneous processor systems.Led by: Prof. Dr.-Ing. Holger Blume, M.Sc. Matthias LüdersTeam:Year: 2023Funding: KDT JUDuration: 2023-2025
![[Translate to English:] Offizielles Logo von "EcoMobility"]()
![[Translate to English:] Offizielles Logo von "EcoMobility"]()
-
Adaptive glare-free HD headlightsIn this project, signal processing algorithms for high-resolution headlights are designed and implemented in real time on various hardware platforms. Among other things, the adaptive headlight systems prevent glare for road users and increase road safety.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2024Duration: 2017-2024
![]()
![]()
Biomedical Engineering
-
Real-time, low-latency sonification of complex movementsThe goal of this research project in the field of biomedical engineering is to generate an auditory feedback (sonification) of human movements. The IMS focuses on examing the performance of different hardware platforms for this application. Relevant performance parameters are the platforms power dissipation and the overall latency. Finally, the project goal is to enhance stroke rehabilitation by additionally providing auditory arm movement feedback. This could lead to shortened rehabilitation periods. Furthermore, the mobile hardware platform developed at the IMS allows home based rehabilitation.Led by: Prof. Dr.-Ing. BlumeTeam:Year: 2013Funding: Europäischer Fonds für regionale Entwicklung (EFRE)Duration: February 2011 - June 2013
-
BIOFABRICATION for NIFEBIOFABRICATION for NIFE ist ein interdisciplinary research network between the Hanover Medical School, the Leibniz University of Hanover and the Hanover University of Music, Drama and Media. The goal of this research network is to achieve methods for growing biocompatible organic implants with heavily reduced rejection reactions.Led by: Prof. Dr.-Ing. BlumeTeam:Year: 2014Funding: VolkswagenStiftung and County Lower SaxonyDuration: May 2013 - June 2018
![]()
![]()
-
Hearing4AllThe joint venture "Hearing4all" that the IMS-AS participates in with multiple sub-projects, has been chosen as one of the federal cluster of excellence projects Friday June 15th 2012. In the scope of this project the IMS-AS aims to develop high-performance and low-power processor architectures for digital hearing systems, such as cochlear implants or hearing aids.Led by: Prof. Dr.-Ing. H. Blume, Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2015Duration: November 2012 - December 2018
![]()
![]()
-
OptogeneticWithin this cooperation with the Institute of Technical Chemistry and the Institute of Quantum Optics of the Leibniz Universität Hannover, methods are being studied to control the behavior of intracellular processes from the outside with light. Optogenetics can be used to specifically modify light-insensitive cells in order to respond to the influence of light. Due to the common previous experience between the project partners, especially optogenetic questions in the context of tissue engineering are focussed.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2016
![]()
![]()
-
Efficient Real-time Processing of EEG-SignalsA brain-computer interface (BCI) is a system that generates signals to control an artificial system based on measurements of the activity of the central nervous system, for example, to replace, enhance or supplement certain tasks of human action. Modern BCIs are often based on the decoding or interpretation of EEG signals, as such systems are both non-invasive and cost-effectively available. These sensors detect a variety of independent, superimposed signals that make their immediate use for controlling a digital system difficult. Therefore, each application and corresponding application environment requires specifically designed and customized algorithms. This project therefore investigates methods for the efficient real-time processing of EEG signals. For this purpose, the Institute of Microelectronic Systems is developing a complete system of dedicated, configurable hardware in combination with a signal-processing framework specially adapted for the processing of EEG signals.Led by: Prof. Dr.-Ing. Holger Blume, Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2017
![]()
![]()
-
ZIM D-Sense - Development of a Testing System for the Diagnosis of Sensorimotor Regulation Abilities in AthletesThe aim of the project is to develop a mobile diagnostics system which can be used to to assess the sensorimotor regulation abilities in athletes. The system should consist of multiple sensor units and allow the athlete or coach to quickly and precisely perform different functional sensorimotor tests. The sensor units can be placed at different points on or next to the subject's body, depending on the concrete test being performed. Also depending on the test, different algorithms are to be used for classifying and evaluating the measurements from the sensor units. A database helps the user to interpret the test results and provides reference values for risk assessments regarding injuries.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2017Funding: „Zentrales Innovationsprogramm Mittelstand“ of the BMWi - Federal Ministry for Economic Affairs and EnergyDuration: 2017-2019
![]()
![]()
-
Smart Hearing Aid Processor (Smart HeaP)Im Projekt Smart Hearing Aid Processor (Smart HeaP) wird ein neuartiger Hörgeräteprozessor konzipiert, entwickelt und gebaut, der sich trotz seiner einfachen Programmierbarkeit und der drahtlosen Bluetooth-Schnittstelle durch eine geringe Leistungsaufnahme und hohe Rechenleistung auszeichnet.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2018Funding: BMBFDuration: April 2018 - Juni 2022
![]()
![]()
-
Cluster of Excellence Hearing 4 All 2The Cluster of Excellence is an interdisciplinary collaboration between Carl von Ossietzky University Oldenburg, Hannover Medical School, and Leibniz University Hannover. This unique collaboration allows results from algorithmic and medical research to be directly incorporated into the development of demonstrators and prototypes. The IMS focuses on development and research in the field of real-time signal processing of EEG signals (CereBridge) and the acceleration of neural networks for extremely efficient hearing aid processors.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2019Duration: 2019 - 2025
![]()
![]()
-
“Hearing with light” - development of implant electronics for thefrantic optical cochlear implantIn this project, the implant electronics for a 64-channel optical cochlear implant are being developed. At the IMS, the focus is on an integrated circuit for controlling laser diode arrays, which is incorporated into an overall electronic system with wireless energy and data transmission.Led by: Prof. Dr.-Ing. Holger Blume, Prof. Dr.-Ing. Bernhard WichtTeam:Year: 2024Duration: 01.07.2024 - 31.12.2025
![]()
![]()
System Design
-
GEBO - High Temperature ElectronicIn this project, the design of mixed-signal circuits for signal processing is studied under high temperature conditions. For this, research on analog circuits and digital signal processing architectures will be conducted in order to adapt common design approaches to the requirements of high temperature technology.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2014Duration: 2009-20111
![]()
![]()
-
Efficient Real-time Processing of EEG-SignalsA brain-computer interface (BCI) is a system that generates signals to control an artificial system based on measurements of the activity of the central nervous system, for example, to replace, enhance or supplement certain tasks of human action. Modern BCIs are often based on the decoding or interpretation of EEG signals, as such systems are both non-invasive and cost-effectively available. These sensors detect a variety of independent, superimposed signals that make their immediate use for controlling a digital system difficult. Therefore, each application and corresponding application environment requires specifically designed and customized algorithms. This project therefore investigates methods for the efficient real-time processing of EEG signals. For this purpose, the Institute of Microelectronic Systems is developing a complete system of dedicated, configurable hardware in combination with a signal-processing framework specially adapted for the processing of EEG signals.Led by: Prof. Dr.-Ing. Holger Blume, Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2017
![]()
![]()
-
ZIM D-Sense - Development of a Testing System for the Diagnosis of Sensorimotor Regulation Abilities in AthletesThe aim of the project is to develop a mobile diagnostics system which can be used to to assess the sensorimotor regulation abilities in athletes. The system should consist of multiple sensor units and allow the athlete or coach to quickly and precisely perform different functional sensorimotor tests. The sensor units can be placed at different points on or next to the subject's body, depending on the concrete test being performed. Also depending on the test, different algorithms are to be used for classifying and evaluating the measurements from the sensor units. A database helps the user to interpret the test results and provides reference values for risk assessments regarding injuries.Led by: Prof. Dr.-Ing. H. BlumeTeam:Year: 2017Funding: „Zentrales Innovationsprogramm Mittelstand“ of the BMWi - Federal Ministry for Economic Affairs and EnergyDuration: 2017-2019
![]()
![]()
-
Cluster of Excellence Hearing 4 All 2The Cluster of Excellence is an interdisciplinary collaboration between Carl von Ossietzky University Oldenburg, Hannover Medical School, and Leibniz University Hannover. This unique collaboration allows results from algorithmic and medical research to be directly incorporated into the development of demonstrators and prototypes. The IMS focuses on development and research in the field of real-time signal processing of EEG signals (CereBridge) and the acceleration of neural networks for extremely efficient hearing aid processors.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2019Duration: 2019 - 2025
![]()
![]()
-
BECCAL-IIAs part of the bilateral BECCAL-I project run by DLR and NASA, the Institute of Microelectronic Systems is supporting the development of an experimental platform for atomic optics experiments on board the International Space Station (ISS). This involves developing and evaluating platforms and algorithms for digital signal processing under space conditions.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2020Duration: 2022-2023
![]()
![]()
-
ZuSE-KI-mobilFuture tasks such as autonomous driving and Industry 4.0 require ever-increasing amounts of data from a growing number of sensors to be analyzed in the shortest possible time using complex algorithms and artificial intelligence (AI). However, the corresponding processors must meet high requirements not only in terms of computing power, but also in terms of energy efficiency, reliability, robustness, and security, which go far beyond current capabilities. The BMBF's ZuSE projects are designed to meet the urgent need of user industries for future-proof, trustworthy processors that are tailored to their specific tasks and deliver high performance.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2020Funding: BMBFDuration: Mai 2020 - Dezember 2025
![]()
![]()
-
KIBI - AI-based surface inspection & automated damage detection for automotive assessmentTogether with Dream Chip Technologies and claimbird GmbH, the Institute for Microelectronic Systems is working on the next generation of vehicle assessment. The development goal: an AI-supported surface inspection solution with automated damage detection through the fusion of computer vision and depth data.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2025Funding: Europäischen Fonds für regionale Entwicklung (EFRE), Land NiedersachsenDuration: 2025-2027
![]()
![]()
-
Biosaftey - Multisensory bio-safety monitoring for actors in safety-critical infrastructureTogether with Meditech GmbH, the Institute for Microelectronic Systems is working on the next generation of contactless sensor technology for fatigue detection.Led by: Prof. Dr.-Ing. Holger BlumeTeam:Year: 2025Funding: Europäischer Fond für regionale Entwicklung (EFRE) und Land NiedersachsenDuration: 2025-2027
![]()
![]()
Reconfigurable Architectures
-
Circuit Design and Physical Design for a Novel FPGA ArchitectureEvaluation and analysis of the implemtability and performance of a new type of field programmable gate array (FPGA).Led by: Prof. Dr.-Ing. H. Blume, apl. Prof. Dr.-Ing. G. Payá VayáTeam:Year: 2013Funding: Federal Ministry of Education and ReserachDuration: May 2013 - June 2014
![]()
![]()
-
TUKUTURIIn the TUKUTURI-project, a for ASIC-synthesis optimized VHDL-description of a soft core processor architecture will be optimized for FPGA synthesis. The suitability of special functional units for specific applications with regard to performance and area consumption will be analyzed.Led by: Jun.-Prof. Dr.-Ing. G. Payá-VayáTeam:Year: 2014Funding: Wege in die Forschung II
![]()
![]()
-
![[Translate to English:] Offizielles Logo von "EcoMobility"](https://www.ims.uni-hannover.de/fileadmin/_processed_/a/e/csm_eco_mobility_icon_003f8e58df.png){kind=icon}
![[Translate to English:] Offizielles Logo von "EcoMobility"](https://www.ims.uni-hannover.de/fileadmin/_processed_/a/e/csm_eco_mobility_icon_130eacaf1f.png){kind=icon}
